Verified Design Pipeline ADC Code Error Rate Analysis and
That is using the popular 1.5-bit-per-stage architecture, where each stage resolves 1-bit with 0.5-bit overlap. Each 1.5-bit stage has a 1.5-bit flash ADC (only two comparators), versus a full 2-bit flash ADC.
Get Quote